

United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	N NO. FILING DATE		FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/768,615	01/30/2004		Paul T. Artman	016295.1560	6751	
7	7590 11/06/2006			EXAMI	EXAMINER	
Roger Fulghu	ım		CHEN, TSE W			
Baker Botts L.	L.P.		-			
One Shell Plaz	a		ART UNIT	PAPER NUMBER		
910 Louisiana			2116			
Houston, TX 77002-4995				DATE MAILED: 11/06/2006	5 ·	

Please find below and/or attached an Office communication concerning this application or proceeding.

•	Application No.	Applicant(s)					
	10/768,615	ARTMAN ET AL.	ARTMAN ET AL.				
Office Action Summary	Examiner	Art Unit					
	Tse Chen	2116					
The MAILING DATE of this communication ap Period for Reply	pears on the cover sheet w	vith the correspondence ad	ldress				
A SHORTENED STATUTORY PERIOD FOR REPL WHICHEVER IS LONGER, FROM THE MAILING ID. - Extensions of time may be available under the provisions of 37 CFR 1. after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period. - Failure to reply within the set or extended period for reply will, by statut Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	DATE OF THIS COMMUNI 136(a). In no event, however, may a will apply and will expire SIX (6) MOI e, cause the application to become A	CATION. reply be timely filed NTHS from the mailing date of this c BANDONED (35 U.S.C. § 133).					
Status							
1)⊠ Responsive to communication(s) filed on <u>25.5</u>	September 2006.						
	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is						
closed in accordance with the practice under	·	· •					
Disposition of Claims							
4)⊠ Claim(s) <u>1-14 and 20-24</u> is/are pending in the	application.						
	4a) Of the above claim(s) is/are withdrawn from consideration.						
5) Claim(s) is/are allowed.							
6)⊠ Claim(s) <u>1-14 and 20-24</u> is/are rejected.							
7) Claim(s) is/are objected to.							
8) Claim(s) are subject to restriction and/	or election requirement.		•				
Application Papers							
9)⊠ The specification is objected to by the Examin	er.						
10)⊠ The drawing(s) filed on 30 January 2004 is/are: a) accepted or b)⊠ objected to by the Examiner.							
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).							
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).							
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.							
Priority under 35 U.S.C. § 119							
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of:							
	1. Certified copies of the priority documents have been received.						
3. Copies of the certified copies of the pri	<u>-</u>	n received in this National	Stage				
application from the International Bureau (PCT Rule 17.2(a)).							
* See the attached detailed Office action for a list of the certified copies not received.							
Attachment(s)	🗖						
1) Motice of References Cited (PTO-892) 2) Dotice of Draftsperson's Patent Drawing Review (PTO-948)		Summary (PTO-413) (s)/Mail Date					
3) Information Disclosure Statement(s) (PTO/SB/08)	5) Notice of	Informal Patent Application					
Paper No(s)/Mail Date 6) Other:							

DETAILED ACTION

Election/Restrictions

1. Applicant's election without traverse of claims 1-14 and 20-24 in the reply filed on September 25, 2006 is acknowledged.

Drawings

2. The drawings are objected to under 37 CFR 1.83(a). The drawings must show every feature of the invention specified in the claims. Therefore, the "power draw of the computer system is reduced to a level below the rated capacity of the functioning power supplies of the array"; "the signal at the processor is asserted by the BIOS of the computer system"; "asserting a signal to an input of the processor to cause the processor to turn a clock of the processor on and off successively" [please illustrate how a processor can control the clock that controls the processor]; and "reducing the effective rate of at least one internal clock of the processor to turn on and of according to a duty cycle" must be shown or the feature(s) canceled from the claim(s). No new matter should be entered.

Corrected drawing sheets in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. The figure or figure number of an amended drawing should not be labeled as "amended." If a drawing figure is to be canceled, the appropriate figure must be removed from the replacement sheet, and where necessary, the remaining figures must be renumbered and appropriate changes made to the brief description of the several views of the drawings for consistency. Additional replacement sheets may be necessary to show the

Art Unit: 2116

renumbering of the remaining figures. Each drawing sheet submitted after the filing date of an application must be labeled in the top margin as either "Replacement Sheet" or "New Sheet" pursuant to 37 CFR 1.121(d). If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

Claim Objections

- 3. Claims 3 are objected to because of the following informalities:
 - As per claim 3, "clock off the processor" should be "clock of the processor".
 - As per claim 20, "causing the processor" should be "causing a processor".

Appropriate correction is required.

Claim Rejections - 35 USC § 103

- 4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 5. Claims 1-3, 6-10 are rejected under 35 U.S.C. 103(a) as being unpatentable over Saito, Japanese Application 03-300482, in view of Fairbanks et al., US Patent 5307003, hereinafter Fairbanks.
- 6. In re claim 1, Saito discloses a method for managing power consumption in a computer system having a processor [0001 industrial application], comprising the steps of:

Art Unit: 2116

- Providing an array of redundant power supplies [8a-8c], wherein each power supply in the array is rated to a power delivery capacity [e.g., 50 A] that is less than the maximum power draw [e.g., 150 A] of the computer system [0012-13].
- Identifying the loss of operation of a power supply of the redundant power supply array [0012].
- 7. Saito did not disclose explicitly the details of the computer system operation.
- 8. Fairbanks discloses a method comprising identifying the status of a power supply [battery] and reducing the operating speed [frequency] of the processor of the computer system [col.3, Il.12-20].
- 9. It would have been obvious to one of ordinary skill in the art, having the teachings of Saito and Fairbanks before him at the time the invention was made, to modify the system taught by Saito to include the teachings of Fairbanks, in order to obtain the claimed method [inoperable battery voltage condition analogous to loss of power supply]. One of ordinary skill in the art would have been motivated to make such a combination as it provides a way to preserve the integrity of data [Fairbanks: col.3, Il.12-20].
- 10. As to claim 2, Fairbanks discloses, wherein the step of reducing the operating speed of the processor of the computer system comprises the step of asserting a signal to an input of the processor to cause the processor enter a power management mode [mode associated with word processing] [col.2, II.10-16; col.8, II.20-29].
- 11. As to claim 3, Fairbanks did not disclose the details of the step of reducing the operating speed of the processor of the computer system. Examiner hereby takes Official Notice that it is well known in the art to reduce the operating speed of the processor by throttling a processor –

i.e., asserting a signal to an input of the processor to cause the processor to turn a clock of the processor on an off successively. It would have been obvious to one of ordinary skill in the art, having the teachings of Saito and Fairbanks before him at the time the invention was made, to modify the system to explicitly include the details of throttling the processor. One of ordinary skill in the art would have been motivated to make such a combination as it provides a very well known way to reduce the operating speed of a processor with the simple mechanism of on/off switch.

Page 5

- As to claim 6, Fairbanks discloses, comprising the step of increasing the operating speed 12. of the processor in conjunction with the operation of all power supplies [of the redundant power supply array] [col.8, 11.35-39; operation of all power supplies of the redundant power supply array allows computer system to increase power draw up to maximum – increase power draw increases operating speed].
- In re claim 7, Saito discloses a computer system [0001 industrial application]. 13. comprising:
 - An array of redundant power supplies [8a-8c], wherein each power supply of the array is rated to a power delivery capacity [e.g., 40A, 50 A, 60A] that is less than the maximum power draw [e.g., 150 A] of the computer system [0012-13].
 - A processor [0001 industrial application].
 - Identifying the loss of a power supply of the array of redundant power supply [0012] whereby the power draw of the computer system is reduced to a level below [e.g., 100A] the rated capacity [e.g., 120A] of the functioning power supplies of the array [0013; 40A goes down and replaced by 60A - rated capacity becomes 120A].

Art Unit: 2116.

14. Saito did not disclose explicitly the details of the computer system operation.

- 15. Fairbanks discloses a computer system comprising a processor wherein the operating speed [frequency] of the processor is reduced upon a status of a power supply [battery] [col.3, ll.12-20].
- 16. It would have been obvious to one of ordinary skill in the art, having the teachings of Saito and Fairbanks before him at the time the invention was made, to modify the system taught by Saito to include the teachings of Fairbanks, in order to obtain the claimed system [inoperable battery voltage condition analogous to loss of power supply]. One of ordinary skill in the art would have been motivated to make such a combination as it provides a way to preserve the integrity of data [Fairbanks: col.3, II.12-20].
- 17. As to claim 8, Saito and Fairbanks discloses each and every limitation as discussed above in reference to claim 2.
- 18. As to claim 9, Saito and Fairbanks disclose each and every limitation as discussed above in reference to claim 3.
- 19. As to claim 10, Saito discloses, wherein the array of redundant power supplies includes an array controller [supervisory circuit] for identifying the failure or removal of a power supply of the array [0015].
- Claims 4-5, 11-12, 14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Saito and Fairbanks as applied to claims 1, 7 above, and further in view of Chen et al., US Publication 20040255174, hereinafter Chen.

Art Unit: 2116

Saito and Fairbanks taught each and every limitation of the claim, as discussed above. Saito and Fairbanks did not disclose the details of identifying the loss of operation of a power supply.

- In re claim 4, Chen discloses a method for managing power consumption in a computer system, comprising the step of identifying the loss of operation of a power supply that comprises the step of notifying the BIOS [22] of the computer system of the loss of operation of a power supply [0022].
- It would have been obvious to one of ordinary skill in the art, having the teachings of Chen, Saito and Fairbanks before him at the time the invention was made, to modify the system taught by Saito and Fairbanks to include the teachings of Chen, as BIOS are well known soft/firmware components adaptable to handle a wide variety of input/output signals. One of ordinary skill in the art would have been motivated to make such a combination as it provides a way to smooth power transitions [Chen: 0022].
- As to claim 5, Chen discloses, wherein the signal [e.g., to lower frequency] at the processor [20] is asserted by the BIOS of the computer system.[fig.2, 0022; power supply signal inputted to BIOS to induce the appropriate operating frequency].
- 25. As to claim 11, Chen discloses each and every limitation as discussed above in reference to claims 4 and 5.
- 26. As to claim 12, Saito and Fairbanks disclose each and every limitation as discussed above in reference to claim 3.

Application/Control Number: 10/768,615

Page 8

Art Unit: 2116

27. As to claim 14, Chen discloses, comprising a BIOS for receiving an indication of a loss of a power supply and for asserting a signal to reduce the data rate of the front side bus [26] of the processor [0022; lowering the frequency lowers the data rate].

- 28. Claim 13 is rejected under 35 U.S.C. 103(a) as being unpatentable over Chen, Saito and Fairbanks as applied to claim 11 above, and further in view of Wittlinger, US Publication 20040178940.
- 29. Chen, Saito and Fairbanks taught each and every limitation of the claim, as discussed above. Chen, Saito and Fairbanks did not disclose explicitly lowering a lower voltage level to be applied to the processor.
- 30. Wittlinger discloses a method comprising asserting a signal to cause a lower voltage level to be applied to the processor [0002].
- It would have been obvious to one of ordinary skill in the art, having the teachings of Chen, Wittlinger, Saito and Fairbanks before him at the time the invention was made, to modify the system taught by Chen, Saito and Fairbanks to include the teachings of Wittlinger, in order to obtain the claimed system [i.e., lowering the frequency and voltage reduces power consumption]. One of ordinary skill in the art would have been motivated to make such a combination as it provides a way to reduce power consumption [Wittlinger: 0002].
- 32. Claims 20-22 are rejected under 35 U.S.C. 103(a) as being unpatentable over Saito in view of Levin et al., US Patent 5841313, hereinafter Levin.
- 33. In re claim 20, Saito discloses a method for reducing the power draw of a computer system having an array of redundant power supplies [8a-8c], wherein each power supply in the array is rated to a power delivery capacity [e.g., 50 A] that is less than the maximum power draw

Art Unit: 2116

[e.g., 150 A] of the computer system [0012-13], comprising the step of identifying the loss of operation of a power supply of the redundant power supply array [0012].

- 34. Saito did not disclose explicitly the details of the computer system operation.
- Levin discloses a method for reducing the power draw of a computer system [col.3, ll.36-67], comprising the steps of:
 - Determining whether the power draw of the computer system has reached or exceeds a
 predetermined threshold level [col.4, ll.2-17].
 - Causing the processor to enter a power conservation state [sleep] when the power draw of the computer system reaches or exceeds the threshold level [col.4, Il.2-17; switches to sleep upon reaching threshold].
- 36. It would have been obvious to one of ordinary skill in the art, having the teachings of Saito and Levin before him at the time the invention was made, to modify the system taught by Saito to include the teachings of Levin, as the use of power conservation state such as sleep state is very well known in the art for reducing power consumption and suitable for use in the system of Saito. One of ordinary skill in the art would have been motivated to make such a combination as it provides a way to reduce power leakage [Levin: col.3, 11.36-67].
- As to claim 21-22, Levin did not disclose explicitly that entering the sleep [power conservation] state comprises reducing the effective rate of at least one internal clock of the processor by turning on and off according to a duty cycle. Examiner hereby takes Official Notice that it is well known in the art to reduce the effective rate of at least one internal clock of the processor when entering the sleep state; and it is well known in the art to reduce the operating speed of the processor by throttling a processor i.e., asserting a signal to an input of the

processor to cause the processor to turn a clock of the processor on an off according to a duty cycle. It would have been obvious to one of ordinary skill in the art, having the teachings of Saito and Levin before him at the time the invention was made, to explicitly include the reduction of the effective rate of at least one internal clock by throttling the processor in order to obtain a sleep state. One of ordinary skill in the art would have been motivated to make such a combination as it provides a very well known way to reduce power consumption when entering a sleep state.

- 38. Claims 23 is rejected under 35 U.S.C. 103(a) as being unpatentable over Saito and Levin as applied to claim 20 above, and further in view of Wittlinger, as applied to claim 13 above.
- 39. Claims 24 is rejected under 35 U.S.C. 103(a) as being unpatentable over Saito and Levin as applied to claim 20 above, and further in view of Chen, as applied to claim 14 above.

Conclusion

40. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Rotem, US Publication 20050046400, and Greiner et al., US Publication 20030177405, disclose well known subject matter regarding clock control.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Tse Chen whose telephone number is (571) 272-3672. The examiner can normally be reached on Monday - Friday 9AM - 5PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Rehana Perveen can be reached on (571) 272-3676. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2116

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Tse Chen October 26, 2006

REHANA PERVEEN AMINER
REHANA PRITENT EXAMINER

SUPERVISORY PATENT & 6